Your Followed Topics

Top 2 advanced micro devices News Today

#1
AMD’s K6-III ‘Sharptooth’ debuted this week in 1999 with on-die L2 cache to savage the Intel Pentium II — it also held the line against the Pentium III
#1 out of 2
technology19h ago

AMD’s K6-III ‘Sharptooth’ debuted this week in 1999 with on-die L2 cache to savage the Intel Pentium II — it also held the line against the Pentium III

  • AMD released the K6-III with on-die L2 cache in 1999, marking a major architectural leap for the company.
  • The K6-III introduced 256KB L2 cache on-die and launched at 400 and 450 MHz in February 1999.
  • AMD positioned the K6-III as a counter to Intel’s Pentium III and as a price‑performance leader.
  • The Sharptooth project helped keep Socket 7 alive during a transition to newer interfaces.
  • AMD anticipated Intel’s Pentium III with a pre‑emptive launch dated two days before Intel’s release.
  • AMD continued to offer K6‑III chips through 2003, extending their presence in the market.
  • The article places the K6‑III in the broader Super Socket 7 era context and its legacy.
  • The article notes the K6‑III’s role in keeping Socket 7 viable until newer Athlon hardware emerged.
  • Retro enthusiasts today prize early Socket 7 boards for broad CPU compatibility and classic GPUs.
  • The piece mentions the broader CPU landscape, including upcoming Zen 6 and Nova Lake rumors.
Vote 0
0
#2
AMD’s new 8005 Epyc Sorano storms into 5G networks with 84 Zen 5 cores
#2 out of 2

AMD’s new 8005 Epyc Sorano storms into 5G networks with 84 Zen 5 cores

  • AMD launches Sorano with up to 84 Zen 5 cores aimed at telecom and edge data centers.
  • Sorano boosts core counts and targets virtualized radio access networks with improved LDPC decoding.
  • AMD highlights energy efficiency and higher core density for telecom workloads.
  • Sorano may offer sub-100W configurations for edge deployments.
  • Intel remains a competitor with telecom-focused Xeon lines, shaping the market.
  • Sorano is seen as a major Zen 5 Epyc release before the Venice successor in 2026.
  • The rollout highlights the telecom data center shift toward standard servers for RAN.
  • AMD stresses LDPC decoding efficiency to boost network capacity and function density.
  • Industry context: 5G and virtualization drive demand for higher core counts.
  • Market position: AMD positions Sorano to challenge Intel in telecom infrastructure.
  • Context: Venice is AMD’s next-generation server CPU planned for 2026.
Vote 0
0

Explore Your Interests

Unlimited Access
Personalized Feed
Full Experience
or
By continuing, you agree to the Privacy Policy.. You also agree to receive our newsletters, you can opt-out any time.

Explore Your Interests

Create an account and enjoy content that interests you with your personalized feed

Unlimited Access
Personalized Feed
Full Experience
or
By continuing, you agree to the Privacy Policy.. You also agree to receive our newsletters, you can opt-out any time.

Advertisement

Advertisement